Abstract Congestion minimization is the least understood in placement objectives, however, it models routability most accurately. In this paper, a new incremental placement algorithm C-ECOP for standard cell layout is presented to reduce routing congestion. Congestion estimation is based on a new routing model and a more accurate cost function. An integer linear programming (ILP) problem is formulated to determine cell flow direction and avoid the conflictions between adjacent congestion areas. Experimental results show that the algorithm can considerably reduce routing congestion and preserve the performance of the initial placement with high speed.
Introduction
As VLSI technology advances, the system complexity continues to increase and physical design is getting more and more difficult. With the advent of overcell routing, the goal of every place and route methodology has been to utilize all available active area to prevent spilling of routes into channels. It is the overflow of routes that account for an increase in area. Further heuristic method should be applied in placement to manage local congestion to enhance and improve the latter route ability.
Traditional placement objectives involve reducing net-cut costs or minimizing wire length [1] [2] . Because of its constructive nature, min-cut based strategies minimize the number of net crossings but fail to distribute them uniformly [3] . For the same reason, traditional placement schemes which are based mainly on wirelength minimization can not adequately account for congestion. Reducing net-cut and minimizing wirelength only help reduce the routing demand globally but do not prevent causing local routing congestion. How to estimate and reduce congestion in placement is not well studied. Congestion-driven placement based on multi-partitioning was proposed in [4] . It uses the actual congestion cost calculated from precomputed Steiner trees to minimize the congestion of the chip. However, the number of partitions is limited due to the excessive computational load.
Wang et al. [8] [9] [10] proposed a consistent routing model defined by demand/supply relationship. Experimental results show that the congestion objective is very ill behaved. So it adapts a post processing approach after placement to reduce congestion. But the demand/supply congestion model and bounding-box routing estimation is too simple and will affect the final result. Since congestion and wirelength are globally consistent, Jason et al. [11] [12] considered improving local congestion with incremental placement. However, how to minimize the wirelength changes caused by congestion reducing and maintain the metrics of the initial placement is very difficult.
In this paper, an incremental placement algorithm C-ECOP for improving local congestion is proposed. It first estimates the routing congestion through a new route model. Then it constructs an integer linear programming (ILP) to move cells to reduce congestion. Finally it adjusts the positions of cells to resolve overlap. The rest of this paper is organized as follows. Section 2 describes the routing estimation and congestion measurement used in this work. The algorithm C-ECOP is presented in section 3. Section 4 gives the experimental results to show the effectives of our algorithm. Section 5 is the conclusion.
Congestion Estimation in Placement

Congestion Cost
The congestion cost is defined based on the global bin concept. We partition a given chip into several rectangular regions, each of which is called a global bin. The boundaries of global bins are called global bin edges as shown in Fig.1 . The congestion is "related" to the number of crossings between routed nets and global bin edges. Given a detailed placement, all the cells and pads have fixed positions on the chip. We can use a "router" to route all the nets. The router can be a very simple global router or even a bounding box router. Therefore, for each global edge e, the routing demand of e, d e , can be defined as the number of the nets crossing e. The routing supply of e, s e , is known easily from the technology parameter. A global edge is congested if and only if routing demand d e exceeds the routing supply s e . The overflow is defined as follows: 
Then estimating the congestion of a global bin can be replaced by computing the total overflow of the global edges as (2) and cost function is defined as (3) . Most of the algorithms for reducing congestion [6] [7] [8] [9] [10] ) ( cos (3) This method to estimate congestion is ill behaved. It can only detect the congestion area that is crossed by a global edge. Actually, the congestion area can be in any place on the chip and it may just locate inside a global bin. Table 1 gives the result of the congestion estimation on a circuit CNT100 with the method above. The chip is partitioned into 4x4, 5x5, 6x6 and 7x7 global bins. It is shown that the total number of congest areas (TNC.), the total demand (TD.) changed due to different partition. The max demand (MD.) even increases when the partition amount increases from 4x4 to 5x5. Because the global edges become shorter, it seems that the routing demand crossing the edge should decrease. From the table we can see that the total demand increases when partition amount increases. It is because that the nets inside a larger global bin may become cross a global edge when the chip be partitioned with smaller bins. So the vertical and horizontal congestion estimation of a global bin in our algorithm is defined as follows:
where r v and r h are the vertical and horizontal routing demand inside b ij . It can be obtained by the routing model described in 2.2. ω 1 and ω 2 are the weights.
Routing Estimation Model
When we are performing congestion reducing, we need to estimate congestion of placement incrementally. A global router is needed here. Obviously, the more accurate is the router, the more accurate is the estimation at the placement stage. Routing with a real global router will provide an accurate congestion estimation. But it will be very time consuming and could not be applied in incremental placement algorithm. Routing with a simple routing model such as the bounding box model will be very fast. But the bounding box model may be far different with the characteristics of the detailed router so that it causes a bad estimation. Wang et al. verify the bounding box model in [8] and prove that it does not correlate with the real router and could not be applied. So it is critical that the algorithm for this application is accurate while maintaining computational efficiency.
A new star model proposed in [6] is used here. It first computes and adjusts the coordinate of the net center. The vertical and horizontal possible route paths connecting each cell to the center are on the edges of a rectangle whose two vertexes locate on the cell and the center. Route possibility on each path is 0.5. Then all the route possibility on the same path is added up and could not exceed 1 as shown in Fig. 2 . Experimental results show that the new star model is very close to the real routing in practice [6] . 
And the possibility of crossing the top and bottom edges, which are denoted as p t (k) and p b (k), are computed in the symmetric form. The vertical and horizontal routing demand inside a global bin can be easily known from this approach. The running time of congestion estimation on some circuits through this approach is listed in Table 2 . It is shown that this approach is so fast that it could be used in our algorithm. 
Congestion Reducing through ILP
Overview
Generally, minimizing congestion and minimizing wirelength conflict each other in local regions. The reducing of congestion means to sacrifice the wirelength. Incremental placement algorithm should achieve trade-off between congestion reducing and preserving the metrics, e.g. wirelength, of the initial placement.
The design flow is shown in Fig.4 . The flow tendency of each cell is computed based on force driven by nets. Then cells could move due to the tendency to reduce congestion. An integer linear programming is formulated to deal with the conflicts between multiple congested regions. After that a post process is carried out to place the moved cells and resolve overlap. The iteration of the ECO flow stops when the congestion result is acceptable. 
Cell Flow Tendency Computation
Based on routing estimation, we can identify the congestion bins on the chip. Each global bin whose congestion cost defined by (4) is greater than a certain threshold value or at least one of its global edge is overflowed is considered to be a congest bin. Cells in congest bins should move outside to decrease routing demand and achieve more routing resource. Which cells can be moved out so that the perturbation to the initial placement could be minimized is the key problem. We compute the flow tendency of each cell to deal with this.
The horizontal flow tendency of a cell C k in bin(i, j) is computed as follows: (9) where net k1 are the nets whose center are in bins on the left, net k2 are the nets whose center are in bins on the right, net k3 are the nets whose center are in bin b(i, j). p l (k) and p r (k) are defined in (5) .
Xflow l denotes the gain of crossing nets decreased on the left edge of bin(i, j) when moving C k from bin(i, j) to bin(i-1, j).
If it is positive, moving C k to the left will lead crossing nets on the edge decreased. It means a decrease in overflow on the edge. Xflow r denotes the gain when moving right. And it is in the symmetric form for the vertical flow tendency. These parameters decide the move tendency of cells.
Moreover, the flow tendency of cells could be regarded as the net-cuts crossing the global edges. Generally speaking, reducing in net-cuts is consistent with reducing in wirelength, so moving cells according to the flow tendency will lead a decrease in wirelength.
Congestion Reducing Based on Integer Programming
For a congest bin, cells inside should move out to reduce the nets inside and achieve more free space for routing. If bin(i, j) is vertical-congest, cells in it should move along the horizontal direction as shown in Fig.5 :
Fig.5 Move Cell to Reduce Congestion
When C k is moved into bin(i+1, j), the vertical route in bin(i, j) will decrease by: (10) where net kt are nets connected to C k and their centers are in the top bins. net kb are nets whose centers are in the bottom bins. p t (k) and p b (k) are the possibility of crossing the top and bottom edges of bin(i, j) estimated by the route model. Whether C k should move to the left or the right bin is according to Xflow l (C k ) and Xflow r (C k ). It assures that the horizontal congestion will not increase when reducing vertical congestion. To reduce the horizontal congest is in the symmetric method.
Note that the vertical route demand in bin(i+1, j) will increase after C k moves into it. This may cause unexpected congest regions. Furthermore, if bin(i+1, j) is already vertical-congested, moving C k will lead a more severe congest in it. An arbitrative mechanism is needed to deal with the conflicts between the congestion reducing among multiple congest regions. An integer programming problem is constructed to resolve it.
As mentioned above, only the cells with one or more positive flow tendency could be moved. Experimental results show that the conditions are too strict. For some circuits there are few cells could move to reduce congestion. So we relax the conditions here. For a congest bin bin(i, j), horizontal-movable cells should satisfy the following conditions: (11) where t h is a negative threshold. It means that we allow a little horizontal congest increase when reducing vertical congest. And the condition for vertical-movable cells is as follows: (12) It is obvious that only one equation in (8) and (9) could be positive. If t h equal 0, only one of the two inequations in (11) may be satisfied, so for a movable cell C k , its flow orientation is certain. When we relax the conditions, both of the two inequations in (11) may be satisfied. Then we randomly prescribe the moving orientation of C k . Later we can see that this will assure high efficiency when solving the ILP problem.
The integer linear programming problem is defined as follows: minimize C max
where C max is the maximum congestion degree over all the global bin.
x k could equal 1 only when (11) is satisfied. y k could equal 1 only when (12) is satisfied.
x k + y k ≤ 1 means that C k could not move vertically and horizontally at the same time.
m kij denote which C k should be included in the inequations. For a movable C k in bin(i k , j k ), because its vertical and horizontal flow orientation is certain, the bin it could move into is only. So the parameter could be defined as follows: m kij equals 1 means route demand in bin(i k , j k ) will reduce after moving C k out. It equals -1 means route demand in the destination bin will increase for the same amount. And the perturbation to the route probability in other bins is ignored. Experimental results show that it slightly affects the final results but considerably saves the running time.
Then for some bin, the number of its related cells is limited. Actually, it is only the movable cells inside the bin and in the four adjacent bins that may be included in the inequations. The ILP problem can be optimally solved. The problem solution determines the total number and destination bins of moved cells. A post processing is then carried out to place the cells and resolve overlap inside each bin.
Post Processing
After the congestion reducing process, some cells are redistributed among different global bins. These cells should be placed without overlap. An efficient algorithm is needed to adjust the positions of cells with the minimal perturbation to the initial placement. We use the W-ECOP algorithm [5] here to accomplish the process. For a cell need to be placed, it is inserted into the adjacent row and an optimal scheme to rearrange the cells in the row is found. If free space in the row can not accept the cell, a shifting path searching process is carried on to assure cells restrict in their neighboring area so that the performance of the circuit will be preserved.
Experimental Results
The algorithm has been implemented in C. All the experiments were done on a Sun E450 workstation with 4GB memory. To show the effectiveness and utility of our algorithm, a part of the experimental circuits are chosen from IBM-PLACE benchmark [13] placed with a wirelength-driven placer, Dragon [14] . Other set of circuits are from industry (Ultima Company). We compare the global routing results (overflow and wirelength) for the design before and after incremental placement. Table 3 shows the results on the circuits from industry. As one can see, the congestion reducing approach considerably reduces the total overflow. It has a 50 percent cut down in average. And the total wirelength increased less than 0.1 percent compared to the initial placement. Some circuits even have a decrease in wrelength after placement. This indicates that the wirelength is not sacrificed much due to the reducing of congestion. It is owed to the wirelength optimization approach in W-ECOP algorithm. Table 4 shows the results on the IBM-PLACE benchmarks placed with Dragon. Dragon has done wirelength and routability optimization by combining powerful hypergraph partitioning package with simulated annealing technique [14] . From the results we can see that the total overflow can be reduced continually through our method. And the optimization in wirelength is preserved. The algorithm is much faster on the benchmarks than on the industry circuits. The short amount of running time shows that our method can scale well for large circuits.
Conclusion
A new incremental placement algorithm for congestion alleviation is presented in this paper. The proposed algorithm automatically evaluates the routing congestion of a detailed placement with a fast and accurate routing estimation model. Congestion areas on the chip are relieved through cell moving. An integer linear programming (ILP) problem is formulated to resolve conflicts among multiple congest areas and avoid causing unexpected congest areas. After that an efficient algorithm for resolving overlap is used to ensure perturbing the initial placement the least. Experimental results demonstrate the effectiveness of the new approach. 
